We finished whole DDR3 memory interface. This spreadsheet was used to length match signals according to Design Guide. You can also see our progress in updated Project Design files here.

We are now ending optimization of signals in inner layers. Layout of board will be finished soon.